Next: Initial Statement, Main: Supported Constructs, Previous: Gate Instantiation

Always Statement

The always statement is a structured procedure in Verilog which repeats continuously throughout the simulation run. The analogous construct in VHDL is the process statement. Both statements have sequential bodies, and have the same modeling purpose.

Phone: 540-953-3390 | Email: Sales Office

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2019, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.