Next: Unsupported Constructs, Main: Supported Constructs, Previous: Concurrent Signal Assignments

Sequential Statements

VHDL2Verilog provides limited support for SIGNAL ASSIGNMENTS, WAIT, IF, CASE, FOR and WHILE STATEMENTS.

Phone: 540-953-3390 | Email: Sales Office

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2019, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.