|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Main Menu
  
|
|
Next: Concurrent Signal Assignments,
Main: Supported Constructs Previous:
Component Instantiations
Process StatementsVHDL and Verilog have constructs that allow blocks of sequential statements to execute concurrently. PROCESS statements in VHDL and ALWAYS statements in Verilog are examples of such constructs. PROCESSES in VHDL are translated to Verilog ALWAYS or INITIAL statements. |
|
|
