Next: Process Statements, Main: Supported Constructs, Previous: Generics

Component Instantiations

VHDL and Verilog are hierarchical languages and allow embedding of modules. Methods of component instantiation are equivalent in both languages.

Phone: 540-953-3390 | Email: Sales Office

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2019, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.