Next: Objects and Types, Main: Verilog2VHDL, Previous: The V2V Advantage

Supported Constructs

• Objects and Types
• Module
• Parameter Declaration
• Register and Net Declaration
• Memory Declaration
• Integer Declaration
• Real Declaration
• Module Instantiation
• Gate Instantiation
• Always Statement
• Initial Statement
• Conditional 'if-else-if' Statement
• Conditional 'case' Statement
• Conditional 'casex' and 'casez' Statement
• Looping Statements
• Continuous Assignments
• Procedural Assignments
• Non-blocking Procedural Assignment
• Compiler Directives
• User-defined Tasks and Functions
• System Tasks and Functions

Direct Sales Line: 800-804-7073 | Phone: 540-953-3390 | Email: Sales Office | Fax: 540-953-3078

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2007, SYNAPTICAD INC., ALL RIGHTS RESERVED.