Next: The V2V Advantage, Main:
Verilog2VHDL translates Verilog HDL to IEEE Standard 1076 compliant VHDL, and is the most complete
Verilog HDL to VHDL translation tool available. The translator supports most synthesizable constructs
(as specified in Verilog LRM, Version 2.0), as well as a large subset of unsynthesizable behavioral
constructs. Verilog2VHDL produces
functionally equivalent VHDL compatible with any 1076 compliant VHDL simulator.
Verilog2VHDL is a valuable design reuse tool because it preserves the level of
abstraction during translation. There is a one-to-one mapping of constructs in most cases. Because
the abstraction level is preserved, VHDL can remain technology independent in cases where the input
is behavioral or RTL. Verilog2VHDL output can be optimized for ALL synthesis environments.
- be useful to designers working in a Verilog/VHDL environment,
- be integrated into VHDL-only based tools,
- provide library translation (Verilog library => VHDL library) capability, and
- automate the model generation procedure.
Verilog2VHDL is also available with an object-oriented Software Procedural Interface (download)
to access the VHDL translation of the Verilog input. Verilog2VHDL is shipping for Solaris, Linux,
HP-UX, and Windows.