Next: Component Instantiations, Main: Supported Constructs, Previous: Signals, Variables, & Constants

Generics

VHDL GENERICS are used to construct parameterized hardware components. Verilog provides similar capabilities in the form of PARAMETERS. VHDL2Verilog maps VHDL GENERICS to Verilog PARAMETERS.

Phone: 540-953-3390 | Email: Sales Office

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2019, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.