SYNAPTICADcolon TRANSLATION SERVICES V2V

Next: Sequential Statements, Main: Supported Constructs, Previous: Process Statements

Concurrent Signal Assignments

Concurrent Signal Assignments are used to drive signals continuously throughout the simulation run. They are mapped to Verilog CONTINUOUS ASSIGNMENTS.