Next: Unsupported Constructs, Main: Supported Constructs, Previous: User-defined Tasks and Functions

System Tasks and Functions

There are no direct VHDL equivalents to Verilog system tasks or functions, so the translation is done by automatically creating equivalent procedures in the VHDL output file. Of all Verilog system tasks and functions, Verilog2VHDL supports those associated with formatted output ($display, $fdisplay, $strobe, $fstrobe, $write, $fwrite), memories ($readmemb, $readmemh), files ($fopen, $fclose) and functions such as $time, $rtoi, $itoa.

Phone: 540-953-3390 | Email: Sales Office

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2019, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.