Next: Gate Instantiation, Main:
Supported Constructs, Previous:
Both Verilog and VHDL are hierarchical description languages, and allow modules to be embedded inside
other modules. This process is also known as module instantiation. Higher level modules instantiate
modules, and communicate with them through the ports on the instantiated module. The functionality of
module instantiation is equivalent in both languages.