Next: Module Instantiation, Main: Supported Constructs, Previous: Integer Declaration

Real Declaration

Types allowed in Verilog include the real type. Real types in Verilog are translated to the pre-defined real type in VHDL.

Phone: 540-953-3390 | Email: Sales Office

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2019, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.