Next: Compiler Directives, Up: Supported Constructs, Previous: Procedural Assignments

Non-blocking Procedural Assignment

The non-blocking Verilog procedural is a way to model transport delays in signal assignments; i.e. it does not matter what order you make the assignments in a procedural dataflow. VHDL assignments are inherently non-blocking, and hence it is easy to translate Verilog non-blocking assignments.

Phone: 540-953-3390 | Email: Sales Office

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2019, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.