Next: Integer Declaration, Main: Supported Constructs, Previous:
Register and Net
Verilog HDL models memories as arrays of register variables. They are typically used to model Read only
memories (ROM) or Random access memories (RAM). Translation of memory types to VHDL is straight forward.
A special type is created for this purpose in output VHDL.